JAYAMUKHI INSTITUE OF TECHNOLOGICAL SCIENCES (UGC-AUTONOMOUS) M.TECH. (EMBEDDED SYSTEMS) COURSE STRUCTURE AND SYLLABUS

I Year – I Semester						
Category	Course Title	Int.	Ext.	L	P	С
		marks	Marks			
Core Course I	Embedded System Design	40		4		4
Core Course II	ARM Architectures	40	60	4		4
Core Course III	Real Time Operating Systems	40	60	4		4
Core Elective I	Advanced Computer Architecture	40	60	4		4
	VLSI Technology and Design					
	Embedded Computing					
Core Elective II	Digital System Design	40	60	4		4
	Embedded C					
	Design for Testability					
Open Elective I	TCP/IP Networks	40	60	4		4
	Coding Theory and Techniques					
	Soft Computing Techniques					
Laboratory I	Embedded Systems Laboratory	40	60		4	2
Seminar I	Seminar	50			4	2
	Total Credits			24	8	28

I Year – II Semester

Category	Course Title	Int.	Ext.	L	P	С
		marks	Marks			
Core Course IV	Digital Signal Processors and Architectures	40	60	4		4
Core Course V	Embedded Networking	40	60	4		4
Core Course VI	Sensors and Actuators	40	60	4		4
Core Elective III	CPLD and FPGA Architectures and Applications	40	60	4		4
	Wireless Communication and Networks					
	System On Chip Architecture					
Core Elective IV	Multimedia and Signal Coding	40	60	4		4
	Network Security and Cryptography					
	Hardware Software Co-Design					
Open Elective II	Scripting languages	40	60	4		4
	Adhoc Wireless and Sensor Networks					
	Device Modeling					
Laboratory II	Advanced Embedded Systems Laboratory	40	60		4	2
Seminar II	Seminar	50			4	2
Total Credits				24	8	28

II Year - I Semester

Course Title	Int.	Ext.	L	Р	С
	marks	Marks			
Comprehensive Viva-Voce		100			4
Project work Review I	50			24	12
Total Credits				24	16

II Year - II Semester

Course Title	Int.	Ext.	L	Р	С
	marks	Marks			
Project work Review II	50			8	4
Project Evaluation (Viva-Voce)		150		16	12
Total Credits				24	16

M. Tech – I Year – I Sem. Embedded Systems

EMBEDDED SYSTEMS DESIGN

UNIT -I:

Introduction to Embedded Systems

Definition of Embedded System, Embedded Systems Vs General Computing Systems, History of Embedded Systems, Classification, Major Application Areas, Purpose of Embedded Systems, Characteristics and Quality Attributes of Embedded Systems.

UNIT -II:

Typical Embedded System:

Core of the Embedded System: General Purpose and Domain Specific Processors, ASICs, PLDs, Commercial Off-The-Shelf Components (COTS), Memory: ROM, RAM, Memory according to the type of Interface, Memory Shadowing, Memory selection for Embedded Systems, Sensors and Actuators, Communication Interface: Onboard and External Communication Interfaces.

UNIT -III:

Embedded Firmware:

Reset Circuit, Brown-out Protection Circuit, Oscillator Unit, Real Time Clock, Watchdog Timer, Embedded Firmware Design Approaches and Development Languages.

UNIT -IV:

RTOS Based Embedded System Design:

Operating System Basics, Types of Operating Systems, Tasks, Process and Threads, Multiprocessing and Multitasking, Task Scheduling.

UNIT -V:

Task Communication: Shared Memory, Message Passing, Remote Procedure Call and Sockets, Task Synchronization: Task Communication/Synchronization Issues, Task Synchronization Techniques, Device Drivers, How to Choose an RTOS.

TEXT BOOKS:

1. Introduction to Embedded Systems - Shibu K.V, Mc Graw Hill.

- 1. Embedded Systems Raj Kamal, TMH.
- 2. Embedded System Design Frank Vahid, Tony Givargis, John Wiley.
- 3. Embedded Systems Lyla, Pearson, 2013
- 4. An Embedded Software Primer David E. Simon, Pearson Education.

M. Tech – I Year – I Sem. Embedded Systems

ARM Architectures

UNIT – I: ARM Architecture

ARM Design Philosophy, Registers, PSR, Pipeline, Interrupts and Vector Table, Architecture

Revision, ARM Processor Families.

UNIT – II:

ARM Programming Model – I

Instruction Set: Data Processing Instructions, Branch, Load, Store Instructions, PSR Instructions, Conditional Instructions.

UNIT – III:

ARM Programming Model – II

Thumb Instruction Set: Register Usage, Other Branch Instructions, Data Processing Instructions, Single-Register and Multi Register Load-Store Instructions, Stack, Software Interrupt Instructions

UNIT - IV:

ARM Programming

Simple C Programs using Function Calls, Pointers, Structures, Integer and Floating Point Arithmetic, Assembly Code using Instruction Scheduling, Register Allocation, Conditional Execution and Loops.

UNIT - V:

Memory Management

Cache Architecture, Polices, Flushing and Caches, MMU, Page Tables, Translation, Access Permissions, Content Switch.

TEXT BOOKS:

1. ARM Systems Developer["] s Guides- Designing & Optimizing System Software – Andrew N. Sloss, Dominic Symes, Chris Wright, 2008, Elsevier.

REFERENCE BOOKS:

1. Embedded Microcomputer Systems, Real Time Interfacing – Jonathan W. Valvano – Brookes / Cole, 1999, Thomas Learning.

M. Tech – I Year – I Sem. Embedded Systems

REAL TIME OPERATING SYSTEMS

UNIT

– I:

Introduction to UNIX/LINUX, Overview of Commands, File I/O,(open, create, close, lseek, read, write), Process Control (fork, vfork, exit, wait, waitpid, exec).

UNIT - II:

Real Time Operating Systems

Brief History of OS, Defining RTOS, The Scheduler, Objects, Services, Characteristics of RTOS, Defining a Task, asks States and Scheduling, Task Operations, Structure, Synchronization, Communication and Concurrency. Defining Semaphores, Operations and Use, Defining Message Queue, States, Content, Storage, Operations and Use

UNIT - III:

Objects, Services and I/O

Pipes, Event Registers, Signals, Other Building Blocks, Component Configuration, Basic I/O Concepts, I/O Subsystem

UNIT - IV:

Exceptions, Interrupts and Timers

Exceptions, Interrupts, Applications, Processing of Exceptions and Spurious Interrupts, Real Time Clocks, Programmable Timers, Timer Interrupt Service Routines (ISR), Soft Timers, Operations.

UNIT - V:

Case Studies of RTOS

RT Linux, MicroC/OS-II, Vx Works, Embedded Linux, and Tiny OS.

TEXT BOOKS:

1. Real Time Concepts for Embedded Systems - Qing Li, Elsevier, 2011

- 1. Embedded Systems- Architecture, Programming and Design by Rajkamal, 2007, TMH.
- 2. Advanced UNIX Programming, Richard Stevens
- 3. Embedded Linux: Hardware, Software and Interfacing Dr. Craig Hollabaugh

M. Tech – I Year – I Sem. Embedded Systems

ADVANCED COMPUTER ARCHITECTURE

(Core Elective –I)

UNIT-I:

Fundamentals of Computer Design

Fundamentals of Computer design, Changing faces of computing and task of computer designer, Technology trends, Cost price and their trends, measuring and reporting performance, quantitative principles of computer design, Amdahl" s law.

Instruction set principles and examples- Introduction, classifying instruction setmemory addressing-type and size of operands, operations in the instruction set.

UNIT – II: Pipelines

Introduction ,basic RISC instruction set ,Simple implementation of RISC instruction set, Classic five stage pipe line for RISC processor, Basic performance issues in pipelining, Pipeline hazards, Reducing pipeline branch penalties.

Memory Hierarchy Design

Introduction, review of ABC of cache, Cache performance, Reducing cache miss penalty, Virtual memory.

UNIT - III: Instruction Level Parallelism the Hardware Approach

Instruction-Level parallelism, Dynamic scheduling, Dynamic scheduling using Tomasulo" s approach,

Branch prediction, high performance instruction delivery- hardware based speculation. **ILP Software Approach**

Basic compiler level techniques, static branch prediction, VLIW approach, Exploiting ILP, Parallelism at compile time, Cross cutting issues -Hardware verses Software.

UNIT – IV:

Multi Processors and Thread Level Parallelism

Multi Processors and Thread level Parallelism- Introduction, Characteristics of application domain, Systematic shared memory architecture, Distributed shared memory architecture, Synchronization.

UNIT - V:

Inter Connection and Networks

Introduction, Interconnection network media, Practical issues in interconnecting networks, Examples of inter connection, Cluster, Designing of clusters.

Intel Architecture

Intel IA- 64 ILP in embedded and mobile markets Fallacies and pit falls

TEXT BOOKS:

1. John L. Hennessy, David A. Patterson, Computer Architecture: A Quantitative Approach, 3rd Edition, An Imprint of Elsevier.

- 1. John P. Shen and Miikko H. Lipasti, Modern Processor Design : Fundamentals of Super Scalar Processors
- 2. Computer Architecture and Parallel Processing ,Kai Hwang, Faye A.Brigs., MC Graw Hill.,
- 3. Advanced Computer Architecture A Design Space Approach, Dezso Sima, Terence Fountain, Peter Kacsuk ,Pearson ed.

M. Tech – I Year – I Sem. Embedded Systems

VLSI TECHNOLOGY AND DESIGN

(Core Elective –I)

UNIT –I:

Review of Microelectronics and Introduction to MOS Technologies:

MOS, CMOS, BiCMOS Technology. Basic Electrical Properties of MOS, CMOS & BiCMOS Circuits: Ids – Vds relationships, Threshold Voltage VT, Gm, Gds and ω o, Pass Transistor, MOS, CMOS & Bi

CMOS Inverters, Zpu/Zpd, MOS Transistor circuit model, Latch-up in CMOS circuits.

UNIT –II:

Layout Design and Tools:

Transistor structures, Wires and Vias, Scalable Design rules, Layout Design tools. Logic Gates & Layouts:

Static Complementary Gates, Switch Logic, Alternative Gate circuits, Low power gates, Resistive and Inductive interconnect delays.

UNIT –III:

Combinational Logic Networks:

Layouts, Simulation, Network delay, Interconnect design, Power optimization, Switch logic networks, Gate and Network testing.

UNIT –IV:

Memory cells and Arrays, Clocking disciplines, Design, Power optimization, Design validation and testing.

UNIT –V:

Floor Planning:

Floor planning methods, Global Interconnect, Floor Plan Design, Off-chip connections.

TEXT BOOKS:

- 1. Essentials of VLSI Circuits and Systems, K. Eshraghian Eshraghian. D, A. Pucknell, 2005, PHI.
- 2. Modern VLSI Design Wayne Wolf, 3rd Ed., 1997, Pearson Education.

- 1. Introduction to VLSI Systems: A Logic, Circuit and System Perspective Ming-BO Lin, CRC Press, 2011.
- 2. Principals of CMOS VLSI Design N.H.E Weste, K. Eshraghian, 2nd Ed., Addison Wesley.

M. Tech – I Year – I Sem. Embedded Systems

EMBEDDED COMPUTING

(Core Elective –I)

UNIT –I:

Programming on Linux Platform:

System Calls, Scheduling, Memory Allocation, Timers, Embedded Linux, Root File System, Busy Box. **Operating System Overview**: Processes, Tasks, Threads, Multi-Threading, Semaphore, Message Queue.

UNIT –II:

Introduction to Software Development Tools:

GNU GCC, make, gdb, static and dynamic linking, C libraries, compiler options, code optimization switches, lint, code profiling tools,.

UNIT –III: Interfacing Modules:

Sensor and actuator interface, data transfer and control, GPS, GSM module interfacing with data processing and display, OpenCV for machine vision, Audio signal processing.

UNIT –IV: Networking

Basics:

Sockets, ports, UDP, TCP/IP, client server model, socket programming, 802.11, Bluetooth, ZigBee, SSH, firewalls, network security.

UNIT –V:

IA32 Instruction Set: application binary interface, exception and interrupt handling, interrupt latency, assemblers, assembler directives, macros, simulation and debugging tools.

TEXT BOOKS:

- 1. Modern Embedded Computing Peter Barry and Patrick Crowley, 1st Ed., Elsevier/Morgan Kaufmann, 2012.
- 2. Linux Application Development Michael K. Johnson, Erik W. Troan, Adission Wesley, 1998.
- 3. Assembly Language for x86 Processors by Kip R. Irvine
- 4. Intel® 64 and IA-32 Architectures Software Developer Manuals

- 1. Operating System Concepts by Abraham Silberschatz, Peter B. Galvin and Greg Gagne.
- 2. The Design of the UNIX Operating System by Maurice J. Bach Prentice-Hall
- 3. UNIX Network Programming by W. Richard Stevens

M. Tech – I Year – I Sem. Embedded Systems

DIGITAL SYSTEM DESIGN

(Core Elective –II)

UNIT -I:

Minimization and Transformation of Sequential Machines:

The Finite State Model - Capabilities and limitations of FSM - State equivalence and machine minimization - Simplification of incompletely specified machines. Fundamental mode model - Flow table - State reduction - Minimal closed covers -Races, Cycles and Hazards.

UNIT -II:

Digital Design

Digital Design Using ROMs, PALs and PLAs, BCD Adder, 32 – bit adder, State graphs for control circuits, Scoreboard and Controller, A shift and add multiplier, Array multiplier, Keypad Scanner, Binary divider.

UNIT III:

State machine charts, Derivation of SM Charts, Realization of SM Chart, Implementation of Binary Multiplier, dice game controller.

UNIT -IV:

Fault Modeling & Test Pattern Generation:

Logic Fault model - Fault detection & Redundancy- Fault equivalence and fault location -Fault dominance - Single stuck at fault model - Multiple stuck at fault models -Bridging fault model.

Fault diagnosis of combinational circuits by conventional methods - Path sensitization techniques, Boolean Difference method - Kohavi algorithm - Test algorithms - D algorithm, PODEM, Random testing, Transition count testing, Signature analysis and test bridging faults.

UNIT -V:

Fault Diagnosis in Sequential Circuits:

Circuit Test Approach, Transition Check Approach - State identification and fault detection experiment, Machine identification, Design of fault detection experiment

TEXT BOOKS:

- 1. Fundamentals of Logic Design Charles H. Roth, 5th Ed., Cengage Learning.
- 2. Digital Systems Testing and Testable Design Miron Abramovici, Melvin A. Breuer and Arthur D. Friedman- John Wiley & Sons Inc.
- 3. Logic Design Theory N. N. Biswas, PHI

- Switching and Finite Automata Theory Z. Kohavi , 2nd Ed., 2001, TMH
 Digital Design Morris Mano, M.D.Ciletti, 4th Edition, PHI.
- 3. Digital Circuits and Logic Design Samuel C. Lee, PHI

M. Tech – I Year – I Sem. Embedded Systems

EMBEDDED C

(Core Elective –II)

UNIT – I:

Programming Embedded Systems in C

Introduction ,What is an embedded system, Which processor should you use, Which programming language should you use, Which operating system should you use, How do you develop embedded software, Conclusions

Introducing the 8051 Microcontroller Family

Introduction, What" s in a name, The external interface of the Standard 8051, Reset requirements ,Clock frequency and performance, Memory issues, I/O pins, Timers, Interrupts, Serial interface, Power consumption ,Conclusions

UNIT – II:

Reading Switches

Introduction, Basic techniques for reading from port pins, Example: Reading and writing bytes, Example: Reading and writing bits (simple version), Example: Reading and writing bits (generic version), The need for pull-up resistors, Dealing with switch bounce, Example: Reading switch inputs (basic code), Example: Counting goats, Conclusions

UNIT – III:

Adding Structure to the Code

Introduction, Object-oriented programming with C, The Project Header (MAIN.H), The Port Header (PORT.H), Example: Restructuring the "Hello Embedded World" example, Example: Restructuring the goat-counting example, Further examples, Conclusions

UNIT – IV:

Meeting Real-Time Constraints

Introduction, Creating "hardware delays" using Timer 0 and Timer 1, Example: Generating a precise 50 ms delay, Example: Creating a portable hardware delay, Why not use Timer 2. The need for "timeout" mechanisms, Creating loop timeouts, Example: Testing loop timeouts, Example: A more reliable switch interface, Creating hardware timeouts, Example: Testing a hardware timeout, Conclusions

$\mathbf{UNIT} - \mathbf{V}$:

Case Study: Intruder Alarm System

Introduction, The software architecture, Key software components used in this example, running the program, the software, Conclusions

TEXT BOOKS:

1. Embedded C - Michael J. Pont, 2nd Ed., Pearson Education, 2008

REFERENCE BOOKS:

1. PICmicro MCU C-An introduction to programming, The Microchip PIC in CCSC - Nigel Gardner

M. Tech – I Year – I Sem. Embedded Systems

DESIGN FOR TESTABILITY

(Core Elective –II)

UNIT -I:

Introduction to Testing:

Testing Philosophy, Role of Testing, Digital and Analog VLSI Testing, VLSI Technology Trends affecting Testing, Types of Testing, Fault Modeling: Defects, Errors and Faults, Functional Versus Structural Testing, Levels of Fault Models, Single Stuckat Fault.

UNIT -II:

Logic and Fault Simulation:

Simulation for Design Verification and Test Evaluation, Modeling Circuits for Simulation, Algorithms for True-value Simulation, Algorithms for Fault Simulation, ATPG.

UNIT -III:

Testability Measures:

SCOAP Controllability and Observability, High Level Testability Measures, Digital DFT and Scan Design: Ad-Hoc DFT Methods, Scan Design, Partial-Scan Design, Variations of Scan.

UNIT -IV:

Built-In Self-Test:

The Economic Case for BIST, Random Logic BIST: Definitions, BIST Process, Pattern Generation, Response Compaction, Built-In Logic Block Observers, Test-Per-Clock, Test-Per-Scan BIST Systems, Circular Self Test Path System, Memory BIST, Delay Fault BIST.

UNIT -V:

Boundary Scan Standard:

Motivation, System Configuration with Boundary Scan: TAP Controller and Port, Boundary Scan Test Instructions, Pin Constraints of the Standard, Boundary Scan Description Language: BDSL Description Components, Pin Descriptions.

TEXT BOOKS:

1. Essentials of Electronic Testing for Digital, Memory and Mixed Signal VLSI Circuits - M.L. Bushnell, V. D. Agrawal, Kluwer Academic Pulishers.

- 1. Digital Systems and Testable Design M. Abramovici, M.A.Breuer and A.D Friedman, Jaico Publishing House.
- 2. Digital Circuits Testing and Testability P.K. Lala, Academic Press.

M. Tech – I Year – I Sem. Embedded Systems

TCP/IP NETWORKS (Open Elective I)

UNIT I:

Network Models: Layered Tasks, The OSI Model, Layers in OSI Model, TCP/IP,Protocol suite, Addressing.

Network Layer Protocols: Internet Protocol (IP), ICMPv4, Mobile IP, IPv6, Addressing IPv6 Protocol, ICMPV6 Protocol, Transition from IPV4 to IPV6

Unit II

Transport Layer: Introduction to Transport Layer, Transport Layer Protocols: Simple Protocols, Stop and Wait Protocols, Go Back N Protocol, Selective Repeat Protocol, Bidirectional Protocols: Piggybacking Transport layer protocols Services and Port Numbers.

Transmission Control Protocol: TCP Services, TCP Features, Segments, TCP Connection, State Transition Diagram, Windows in TCP, Flow and Error Control, TCP Congestion Control, TCP Timers,

Unit III

User Datagram Protocol: User Datagram, UDP Services, UDP Applications

Stream Control Transmission Protocol (SCTP): Services, Features, Packet Format, Flow Control, Error Control, Congestion Control.

UNIT IV:

Mobile Network Layer: Entities and Terminology, IP Packet Delivery, Agents, Addressing, Agent Discovery, Registration, Tunneling and Encapsulating, Inefficiency in Mobile IP.

TCP in Wireless Domain: Traditional TCP, TCP Over Wireless, Snooping TCP, TCP Unware Link Layer. Indirect TCP, Mobile TCP, Explicit Loss Notification, WTCP, Transaction-Oriented TCP, Impact of Mobility. **UNIT V:**

Congestion Control and Quality of Service: Data Traffic, Congestion, Congestion control, Quality of Service, Techniques to Improve QoS, Integrated Services, Differentiated Services, QoS in Switched Networks

Queue Management: Passive-Drop trial, Drop front, Random drop, Active- early Random drop, Random Early detection.

TEXT BOOKS:

- 1. High performance TCP/IP Networking -- Mahbub Hasan & Raj Jain PHI -2005
- 2. Data communication & Networking: B.A. Forouzan, TMH, 5th Edition.
- 3. High performance TCP/IP Networking -- Mahbub Hasan & Raj Jain PHI -2005

REFERENCES:

- 1. Internetworking with TCP/IP -- Douglas. E.Comer, Volume I PHI -
- 2. Computer Networks-Larry L. Perterson and Bruce S.Davie -
- 3. Mobile Communications, Jochen Schiiler, Pearson, Second Edition

M. Tech – I Year – I Sem. Embedded Systems

CODING THEORY AND TECHNIQUES (Open Elective I)

UNIT – I:

Coding for Reliable Digital Transmission and storage

Mathematical model of Information, A Logarithmic Measure of Information, Average and Mutual Information and Entropy, Types of Errors, Error Control Strategies.

Linear Block Codes: Introduction to Linear Block Codes, Syndrome and Error Detection, Minimum Distance of a Block code, Error-Detecting and Error-correcting Capabilities of a Block code, Standard array and Syndrome Decoding, Probability of an undetected error for Linear Codes over a BSC, Hamming Codes. Applications of Block codes for Error control in data storage system

UNIT - II:

Cyclic Codes

Description, Generator and Parity-check Matrices, Encoding, Syndrome Computation and Error Detection, Decoding ,Cyclic Hamming Codes, Shortened cyclic codes, Errortrapping decoding for cyclic codes, Majority logic decoding for cyclic codes.

UNIT – III:

Convolution Code

Encoding of Convolutional Codes, Structural and Distance Properties, maximum likelihood decoding, Sequential decoding, Majority- logic decoding of Convolution codes. Application of Viterbi Decoding and Sequential Decoding, Applications of Convolutional codes in ARQ system.

UNIT – IV:

Turbo Codes

LDPC Codes- Codes based on sparse graphs, Decoding for binary erasure channel, Loglikelihood algebra, Brief propagation, Product codes, Iterative decoding of product codes, Concatenated convolutional codes- Parallel concatenation, The UMTS Turbo code, Serial concatenation, Parallel concatenation, Turbo decoding

UNIT - V:

Space-Time Codes

Introduction, Digital modulation schemes, Diversity, Orthogonal space- Time Block codes, Alamouti["]s schemes, Extension to more than Two Transmit Antennas, Simulation Results, Spatial Multiplexing : General Concept, Iterative APP Preprocessing and Per-layer Decoding, Linear Multilayer Detection, Original BLAST Detection, QL Decomposition and Interface Cancellation, Performance of Multi – Layer Detection Schemes, Unified Description by Linear Dispersion Codes.

TEXT BOOKS:

- 1. Error Control Coding- Fundamentals and Applications -Shu Lin, Daniel J.Costello, Jr, Prentice Hall, Inc.
- 2. Error Correcting Coding Theory-Man Young Rhee- 1989, McGraw-Hill

- 1. Error Correcting Coding Theory-Man Young Rhee-1989, McGraw Hill Publishing,19
- Digital Communications-Fundamental and Application Bernard Sklar, PE.
 Digital Communications- John G. Proakis, 5th ed., 2008, TMH.
- 4. Introduction to Error Control Codes-Salvatore Gravano-oxford
- 5. Error Correction Coding Mathematical Methods and Algorithms Todd K.Moon, 2006, Wiley India.
- 6. Information Theory, Coding and Cryptography Ranjan Bose, 2nd Edition, 2009, TMH.

M. Tech – I Year – I Sem. Embedded Systems

SOFT COMPUTING TECHNIQUES (Open Elective - I)

UNIT – I: Fundamentals of Neural Networks & Feed Forward Networks

Basic Concept of Neural Networks, Human Brain, Models of an Artificial Neuron, Learning Methods, Neural Networks Architectures, Signal Layer Feed Forward Neural Network :The Perceptron Model, Multilayer Feed Forward Neural Network :Architecture of a Back Propagation Network(BPN), The Solution, Backpropagation Learning, Selection of various Parameters in BPN. Application of Back propagation Networks in Pattern Recognition & Image Processing.

UNIT – II: Associative Memories & ART Neural Networks

Basic concepts of Linear Associator, Basic concepts of Dynamical systems, Mathematical Foundation of Discrete-Time Hop field Networks(HPF), Mathematical Foundation of Gradient-Type Hopfield Networks, Transient response of Continuous Time Networks, Applications of HPF in Solution of Optimization Problem: Minimization of the Traveling salesman tour length, Summing networks with digital outputs, Solving Simultaneous Linear Equations, Bidirectional Associative Memory Networks; Cluster Structure, Vector Quantization, Classical ART Networks, Simplified ART Architecture.

UNIT – III: Fuzzy Logic & Systems

Fuzzy sets, Crisp Relations, Fuzzy Relations, Crisp Logic, Predicate Logic, Fuzzy Logic, Fuzzy Rule based system, Defuzzification Methods, Applications: Greg Viot" s Fuzzy Cruise Controller, Air Conditioner Controller.

UNIT – IV: Genetic Algorithms

Basic Concepts of Genetic Algorithms (GA), Biological background, Creation of Offsprings, Working Principle, Encoding, Fitness Function, Reproduction, Inheritance Operators, Cross Over, Inversion and Deletion, Mutation Operator, Bit-wise Operators used in GA, Generational Cycle, Convergence of Genetic Algorithm.

UNIT – V: Hybrid Systems

Types of Hybrid Systems, Neural Networks, Fuzzy Logic, and Genetic Algorithms Hybrid, Genetic Algorithm based BPN: GA Based weight Determination, Fuzzy Back Propagation Networks: LR-type fuzzy numbers, Fuzzy Neuron, Fuzzy BP Architecture, Learning in Fuzzy BPN, Inference by fuzzy BPN.

TEXT BOOKS:

- 1. Introduction to Artificial Neural Systems J.M.Zurada, Jaico Publishers
- 2. Neural Networks, Fuzzy Logic & Genetic Algorithms: Synthesis & Applications S.Rajasekaran, G.A. Vijayalakshmi Pai, July 2011, PHI, New Delhi.
- 3. Genetic Algorithms by David E. Gold Berg, Pearson Education India, 2006.
- 4. Neural Networks & Fuzzy Sytems- Kosko.B., PHI, Delhi, 1994.

- 1. Artificial Neural Networks Dr. B. Yagananarayana, 1999, PHI, New Delhi.
- 2. An introduction to Genetic Algorithms Mitchell Melanie, MIT Press, 1998
- 3. Fuzzy Sets, Uncertainty and Information- Klir G.J. & Folger. T. A., PHI, Delhi, 1993.

M. Tech – I Year – I Sem. Embedded Systems

EMBEDDED SYSTEMS LABORATORY

Note: Minimum of 10 Experiments have to be conducted

- 1. Write a simple program to print "hello world"
- 2. Write a simple program to show a delay.
- 3. Write a loop application to copy values from P1 to P2
- 4. Write a c program for counting the no of times that a switch is pressed & released.
- 5. Illustrate the use of port header file (port M) using an interface consisting of a keypad and liquid crystal display.
- 6. Write a program to create a portable hardware delay.
- 7. Write a c program to test loop time outs.
- 8. Write a c program to test hardware based timeout loops.
- 9. Develop a simple EOS showing traffic light sequencing.
- 10. Write a program to display elapsed time over RS-232 link.
- 11. Write a program to drive SEOS using Timer 0.
- 12. Develop software for milk pasteurization system.

Mini Project

Develop & implement a program for intruder alarm system.

M. Tech – I Year – II Sem. Embedded Systems

DIGITAL SIGNAL PROCESSORS AND ARCHITECTURES

UNIT –I:

Introduction to Digital Signal Processing:

Introduction, a Digital signal-processing system, the sampling process, discrete time sequences. Discrete Fourier Transform (DFT) and Fast Fourier Transform (FFT), Linear time-invariant systems, Digital filters, Decimation and interpolation.

Computational Accuracy in DSP Implementations:

Number formats for signals and coefficients in DSP systems, Dynamic Range and Precision, Sources of error in DSP implementations, A/D Conversion errors, DSP Computational errors, D/A Conversion Errors, Compensating filter.

UNIT –II:

Architectures for Programmable DSP Devices:

Basic Architectural features, DSP Computational Building Blocks, Bus Architecture and Memory, Data Addressing Capabilities, Address Generation UNIT, Programmability and Program Execution, Speed Issues, Features for External interfacing.

UNIT -III:

Programmable Digital Signal Processors:

Commercial Digital signal-processing Devices, Data Addressing modes of TMS320C54XX DSPs, Data Addressing modes of TMS320C54XX Processors, Memory space of TMS320C54XX Processors, Program Control, TMS320C54XX Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors.

UNIT –IV:

Analog Devices Family of DSP Devices:

Analog Devices Family of DSP Devices – ALU and MAC block diagram, Shifter Instruction, Base Architecture of ADSP 2100, ADSP-2181 high performance Processor. Introduction to Black fin Processor - The Black fin Processor, Introduction to Micro Signal Architecture, Overview of Hardware Processing Units and Register files, Address Arithmetic Unit, Control Unit, Bus Architecture and Memory, Basic Peripherals.

UNIT –V:

Interfacing Memory and I/O Peripherals to Programmable DSP Devices:

Memory space organization, External bus interfacing signals, Memory interface, Parallel I/O interface, Programmed I/O, Interrupts and I/O, Direct memory access (DMA).

TEXT BOOKS:

- 1. Digital Signal Processing Avtar Singh and S. Srinivasan, Thomson Publications, 2004.
- 2. A Practical Approach To Digital Signal Processing K Padmanabhan, R. Vijayarajeswaran, Ananthi. S, New Age International, 2006/2009
- 3. Embedded Signal Processing with the Micro Signal Architecture: Woon-Seng Gan, Sen M. Kuo, Wiley-IEEE Press, 2007

- 1. Digital Signal Processors, Architecture, Programming and Applications B. Venkataramani and M. Bhaskar, 2002, TMH.
- 2. Digital Signal Processing Jonatham Stein, 2005, John Wiley.
- 3. DSP Processor Fundamentals, Architectures & Features Lapsley et al. 2000, S. Chand & Co.
- 4. Digital Signal Processing Applications Using the ADSP-2100 Family by The Applications Engineering Staff of Analog Devices, DSP Division, Edited by Amy Mar, PHI
- 5. The Scientist and Engineer's Guide to Digital Signal Processing by Steven W. Smith, Ph.D., California Technical Publishing, ISBN 0-9660176-3-3, 1997
- 6. Embedded Media Processing by David J. Katz and Rick Gentile of Analog Devices, Newnes, ISBN 0750679123, 2005.

M. Tech – I Year – II Sem. Embedded Systems

EMBEDDED NETWORKING

UNIT –I:

Embedded Communication Protocols:

Embedded Networking: Introduction – Serial/Parallel Communication – Serial communication protocols -RS232 standard – RS485 – Synchronous Serial Protocols - Serial Peripheral Interface (SPI) – Inter Integrated Circuits (I2C) – PC Parallel port programming - ISA/PCI Bus protocols – Firewire.

UNIT –II:

USB and CAN Bus:

USB bus – Introduction – Speed Identification on the bus – USB States – USB bus communication: Packets –Data flow types –Enumeration –Descriptors –PIC 18 Microcontroller USB Interface – C Programs –CAN Bus – Introduction - Frames –Bit stuffing –Types of errors –Nominal Bit Timing – PIC microcontroller CAN Interface – A simple application with CAN.

UNIT –III:

Ethernet Basics:

Elements of a network – Inside Ethernet – Building a Network: Hardware options – Cables, Connections and network speed – Design choices: Selecting components – Ethernet Controllers – Using the internet in local and internet communications – Inside the Internet protocol.

UNIT –IV:

Embedded Ethernet:

Exchanging messages using UDP and TCP – Serving web pages with Dynamic Data – Serving web pages that respond to user Input – Email for Embedded Systems – Using FTP – Keeping Devices and Network secure.

UNIT –V:

Wireless Embedded Networking:

Wireless sensor networks – Introduction – Applications – Network Topology – Localization –Time Synchronization - Energy efficient MAC protocols –SMAC – Energy efficient and robust routing – Data Centric routing.

TEXT BOOKS:

- 1. Embedded Systems Design: A Unified Hardware/Software Introduction Frank Vahid, Tony Givargis, John & Wiley Publications, 2002
- 2. Parallel Port Complete: Programming, interfacing and using the PCs parallel printer port Jan Axelson, Penram Publications, 1996.

- 1. Advanced PIC microcontroller projects in C: from USB to RTOS with the PIC18F series Dogan Ibrahim, Elsevier 2008.
- 2. Embedded Ethernet and Internet Complete Jan Axelson, Penram publications, 2003.
- 3. Networking Wireless Sensors Bhaskar Krishnamachari , Cambridge press

M. Tech – I Year – II Sem. Embedded Systems

SENSORS AND ACTUATORS

UNIT -I:

Sensors / Transducers: Principles – Classification – Parameters – Characteristics - Environmental Parameters (EP) – Characterization

Mechanical and Electromechanical Sensors: Introduction – Resistive Potentiometer – Strain Gauge – Resistance Strain Gauge – Semiconductor Strain Gauges -Inductive Sensors: Sensitivity and Linearity of the Sensor –Types-Capacitive Sensors:– Electrostatic Transducer–Force/Stress Sensors Using Quartz Resonators – Ultrasonic Sensors

UNIT –II:

Thermal Sensors: Introduction – Gas thermometric Sensors – Thermal Expansion Type Thermometric Sensors – Acoustic Temperature Sensor – Dielectric Constant and Refractive Index thermosensors – Helium Low Temperature Thermometer – Nuclear Thermometer – Magnetic Thermometer – Resistance Change Type Thermometric Sensors –Thermoemf Sensors– Junction Semiconductor Types– Thermal Radiation Sensors –Quartz Crystal Thermoelectric Sensors – NQR Thermometry – Spectroscopic Thermometry – Noise Thermometry – Heat Flux Sensors

Magnetic sensors: Introduction – Sensors and the Principles Behind – Magneto-resistive Sensors – Anisotropic Magnetoresistive Sensing – Semiconductor Magnetoresistors– Hall Effect and Sensors – Inductance and Eddy Current Sensors– Angular/Rotary Movement Transducers – Synchros – Synchro-resolvers - Eddy Current Sensors – Electromagnetic Flowmeter – Switching Magnetic Sensors SQUID Sensors

UNIT -III:

Radiation Sensors: Introduction – Basic Characteristics – Types of Photosensistors/Photo detectors– X-ray and Nuclear Radiation Sensors– Fiber Optic Sensors

Electro analytical Sensors: Introduction – The Electrochemical Cell – The Cell Potential - Standard Hydrogen Electrode (SHE) – Liquid Junction and Other Potentials – Polarization – Concentration Polarization – Reference Electrodes - Sensor Electrodes – Electro ceramics in Gas Media .

UNIT -IV:

Smart Sensors: Introduction – Primary Sensors – Excitation – Amplification – Filters – Converters – Compensation– Information Coding/Processing - Data Communication – Standards for Smart Sensor Interface – The Automation

Sensors – **Applications:** Introduction – On-board Automobile Sensors (Automotive Sensors)– Home Appliance Sensors – Aerospace Sensors — Sensors for Manufacturing –Sensors for environmental Monitoring

UNIT -V:

Actuators: Pneumatic and Hydraulic Actuation Systems - Actuation systems - Pneumatic and hydraulic systems - Directional Control valves - Presure control valves - Cylinders - Servo and proportional control valves - Process control valves - Rotary actuators

Mechanical Actuation Systems- Types of motion – Kinematic chains – Cams – Gears – Ratchet and pawl – Belt and chain drives – Bearings – Mechanical aspects of motor selection

Electrical Actuation Systems-Electrical systems -Mechanical switches – Solid-state switches Solenoids – D.C. Motors – A.C. motors – Stepper motors

TEXT BOOKS:

- 1. D. Patranabis "Sensors and Transducers" –PHI Learning Private Limited.
- 2. W. Bolton "Mechatronics" -Pearson Education Limited.

REFERENCE BOOKS: 1. Sensors and Actuators – D. Patranabis – 2nd Ed., PHI, 2013.

JAYAMUKHI INSTITUE OF TECHNOLOGICAL SCIENCES (UGC-AUTONOMOUS) A Toch I Voor II Som Embedded Systems

M. Tech – I Year – II Sem. Embedded Systems

CPLD AND FPGA ARCHITECURES AND APPLICATIONS (Core Elective III)

UNIT-I:

Introduction to Programmable Logic Devices:

Introduction, Simple Programmable Logic Devices – Read Only Memories, Programmable Logic Arrays, Programmable Array Logic, Programmable Logic Devices/Generic Array Logic; Complex Programmable Logic Devices – Architecture of Xilinx Cool Runner XCR3064XL CPLD, CPLD Implementation of a Parallel Adder with Accumulation.

UNIT-II:

Field Programmable Gate Arrays:

Organization of FPGAs, FPGA Programming Technologies, Programmable Logic Block Architectures, Programmable Interconnects, Programmable I/O blocks in FPGAs, Dedicated Specialized Components of FPGAs, Applications of FPGAs.

UNIT -III:

SRAM Programmable FPGAs:

Introduction, Programming Technology, Device Architecture, The Xilinx XC2000, XC3000 and XC4000 Architectures.

UNIT -IV:

Anti-Fuse Programmed FPGAs:

Introduction, Programming Technology, Device Architecture, The Actel ACT1, ACT2 and ACT3 Architectures.

UNIT -V:

Design Applications:

General Design Issues, Counter Examples, A Fast Video Controller, A Position Tracker for a Robot Manipulator, A Fast DMA Controller, Designing Counters with ACT devices, Designing Adders and Accumulators with the ACT Architecture.

TEXT BOOKS:

- 1. Field Programmable Gate Array Technology Stephen M. Trimberger, Springer International Edition.
- 2. Digital Systems Design Charles H. Roth Jr, Lizy Kurian John, Cengage Learning.

- 1. Field Programmable Gate Arrays John V. Oldfield, Richard C. Dorf, Wiley India.
- 2. Digital Design Using Field Programmable Gate Arrays Pak K. Chan/Samiha Mourad, Pearson Low Price Edition.
- 3. Digital Systems Design with FPGAs and CPLDs Ian Grout, Elsevier, Newnes.
- 4. FPGA based System Design Wayne Wolf, Prentice Hall Modern Semiconductor Design Series.

M. Tech – I Year – II Sem. Embedded Systems

WIRELESS COMMUNICATIONS AND NETWORKS

UNIT -I:

The Cellular Concept-System Design Fundamentals: Introduction, Frequency Reuse, Channel Assignment Strategies, Handoff Strategies- Prioritizing Handoffs, Practical Handoff Considerations, Interference and system capacity – Co channel Interference and system capacity, Channel planning for Wireless Systems, Adjacent Channel interference, Power Control for Reducing interference, Trunking and Grade of Service, Improving Coverage & Capacity in Cellular Systems- Cell Splitting, Sectoring.

UNIT –II:

Mobile Radio Propagation: Large-Scale Path Loss: Introduction to Radio Wave Propagation, Free Space Propagation Model, Relating Power to Electric Field, The Three Basic Propagation Mechanisms, Reflection-Reflection from Dielectrics, Brewster Angle, Reflection from prefect conductors, Ground Reflection (Two-Ray) Model, Diffraction-Fresnel Zone Geometry, Knife-edge Diffraction Model, Multiple knife-edge Diffraction, Scattering, Outdoor Propagation Models- Longley-Ryce Model, Okumura Model, Hata Model, PCS Extension to Hata Model, Walfisch and Bertoni Model, Wideband PCS Microcell Model, Indoor Propagation Models-Partition losses (Same Floor), Partition losses between Floors, Log-distance path loss model, Ericsson Multiple Breakpoint Model, Attenuation Factor Model, Signal penetration into buildings, Ray Tracing and Site Specific Modeling.

UNIT –III:

Mobile Radio Propagation: Small –Scale Fading and Multipath: Small Scale Multipath propagation-Factors influencing small scale fading, Doppler shift, Impulse Response Model of a multipath channel- Relationship between Bandwidth and Received power, Small-Scale Multipath Measurements-Direct RF Pulse System, Spread Spectrum Sliding Correlator Channel Sounding, Frequency Domain Channels Sounding, Parameters of Mobile Multipath Channels-Time Dispersion Parameters, Coherence Bandwidth, Doppler Spread and Coherence Time, Types of Small-Scale Fading-Fading effects Due to Multipath Time Delay Spread, Flat fading, Frequency selective fading, Fading effects Due to Doppler Spread-Fast fading, slow fading, Statistical Models for multipath Fading Channels-Clarke's model for flat fading, spectral shape due to Doppler spread in Clarke's model, Simulation of Clarke and Gans Fading Model, Level crossing and fading statistics, Two-ray Rayleigh Fading Model.

UNIT -IV:

Equalization and Diversity: Introduction, Fundamentals of Equalization, Training A Generic Adaptive Equalizer, Equalizers in a communication Receiver, Linear Equalizers, Non linear Equalization-Decision Feedback Equalization (DFE), Maximum Likelihood Sequence Estimation (MLSE) Equalizer, Algorithms for adaptive equalization-Zero Forcing Algorithm, Least Mean Square Algorithm, Recursive least squares algorithm. Diversity Techniques-Derivation of selection Diversity improvement, Derivation of Maximal Ratio Combining improvement, Practical Space Diversity Consideration-Selection Diversity, Feedback or Scanning Diversity, Maximal

Ratio Combining, Equal Gain Combining, Polarization Diversity, Frequency Diversity, Time Diversity, RAKE Receiver.

UNIT -V:

Wireless Networks: Introduction to wireless Networks, Advantages and disadvantages of Wireless Local Area Networks, WLAN Topologies, WLAN Standard IEEE 802.11,IEEE 802.11 Medium Access Control, Comparision of IEEE 802.11 a,b,g and n standards, IEEE 802.16 and its enhancements, Wireless PANs, Hiper Lan, WLL.

TEXT BOOKS:

- 1. Wireless Communications, Principles, Practice Theodore, S. Rappaport, 2nd Ed., 2002, PHI.
- 2. Wireless Communications-Andrea Goldsmith, 2005 Cambridge University Press.
- 3. Mobile Cellular Communication Gottapu Sasibhushana Rao, Pearson Education, 2012.

- 1. Principles of Wireless Networks Kaveh Pah Laven and P. Krishna Murthy, 2002, PE.
- 2. Wireless Digital Communications Kamilo Feher, 1999, PHI.
- 3. Wireless Communication and Networking William Stallings, 2003, PHI.
- 4. Wireless Communication Upen Dalal, Oxford Univ. Press.
- 5. Wireless Communications and Networking Vijay K. Gary, Elsevier.

M. Tech – I Year – II Sem. Embedded Systems

SYSTEM ON CHIP ARCHITECTURE

(CORE ELECTIVE -III)

UNIT –I:

Introduction to the System Approach:

System Architecture, Components of the system, Hardware & Software, Processor Architectures, Memory and Addressing. System level interconnection, An approach for SOC Design, System Architecture and Complexity.

UNIT –II:

Processors:

Introduction, Processor Selection for SOC, Basic concepts in Processor Architecture, Basic concepts in Processor Micro Architecture, Basic elements in Instruction handling. Buffers: minimizing Pipeline Delays, Branches, More Robust Processors, Vector Processors and Vector Instructions extensions, VLIW Processors, Superscalar Processors.

UNIT –III:

Memory Design for SOC:

Overview of SOC external memory, Internal Memory, Size, Scratchpads and Cache memory, Cache Organization, Cache data, Write Policies, Strategies for line replacement at miss time, Types of Cache, Split – I, and D – Caches, Multilevel Caches, Virtual to real translation, SOC Memory System, Models of Simple Processor – memory interaction.

UNIT -IV:

Interconnect Customization and Configuration:

Inter Connect Architectures, Bus: Basic Architectures, SOC Standard Buses, Analytic Bus Models, Using the Bus model, Effects of Bus transactions and contention time. SOC Customization: An overview, Customizing Instruction Processor, Reconfiguration Technologies, Mapping design onto Reconfigurable devices, Instance- Specific design, Customizable Soft Processor, Reconfiguration - overhead analysis and trade-off analysis on reconfigurable Parallelism.

UNIT –V:

Application Studies / Case Studies:

SOC Design approach, AES algorithms, Design and evaluation, Image compression – JPEG compression.

TEXT BOOKS:

- 1. Computer System Design System-on-Chip Michael J. Flynn and Wayne Luk, Wiely India Pvt. Ltd.
- ARM System on Chip Architecture Steve Furber –2nd Ed., 2000, Addison Wesley Professional.

- 1. Design of System on a Chip: Devices and Components Ricardo Reis, 1st Ed., 2004, Springer
- 2. Co-Verification of Hardware and Software for ARM System on Chip Design (Embedded Technology) Jason Andrews Newnes, BK and CDROM.
- 3. System on Chip Verification Methodologies and Techniques –Prakash Rashinkar, Peter Paterson and Leena Singh L, 2001, Kluwer Academic Publishers.

M. Tech – I Year – II Sem. Embedded Systems

MULTI MEDIA AND SIGNAL CODING (Core Elective-IV)

Unit-I:

Introduction to Multimedia : Multimedia, World Wide Web, Overview of Multimedia Tools, Multimedia Authoring, Graphics/ Image Data Types, and File Formats.

Color in Image and Video : Color Science-Image Formation, Camera Systems, Gamma Correction, color Matching Functions, CIE Chromaticity Diagram, Color Monitor Specifications, Out-of-Gamut Colors, White Point Corrections, XYZ to RGB Transform, Transform with Gamma Correction, L*A*B Color Model. Color Model in Images-RGB Color Model for CRT Displays, Subtractive Color: CMYK System, Printer Gamuts, Color Models in Video-Video color Transforms, YUV Color Model, YIQ Color Model, Ycbcr Color Model.

Unit – II :

Video Concepts : Types of video Signals, Analog video, Digital Video **Audio Concepts:** Digitization of Sound, Quantization and Transformation of Audio.

Unit-III:

Compression Algorithms :

Lossless Compression Algorithms : Run Length Coding, Variable Legnth Coding, Arithmatic Coding, Lossless JPEG, Image Compression.

Lossy Image Compression Algorithms : Transform coding: KLT and DCT Coding, Wavelet Based Coding.

Image Compression Standards: JPEG and JPEG2000.

Unit-IV

Video Compression Techniques : Introduction to video Compression, Video compression Based on Motion Compression, Search for Motion Vectors, H.261-Intra-Frame and Inter-Frame Coding, Quantization, Encode and Decoder, Overview of MPEG1 and MPEG2

Unit-V

Audio Compression Teachiques: ADPCM in speech coding,G.726 ADPCM, Vocoders-Phase insensitivity, Channel Vocoder,Formant vocoder,Linear predictive coding,CELP, Hybrid Excitation Vocoders, MPEG Audio-MPEG Layers, MPEG Audio strategy, MPEG Audio Compression Algorithms, MPEG-2 AAC, MPEG-4 Audio.

Text Books:

- 1. Fundametals of Multimedia-Ze-NianLi, Mark S.Drew, PHI,2010.
- 2. Multimedia Signals & Systems-Mrinal Kr.Mandal Springer International Edition 1st Edition,2009.

Reference Books:

- Multimedia Communication Systems-Techniques, Stds & Networks K.R.Rao, Zorans.Bojkoric, Diagrond A Milovanovic, 1st Edition, 2002.
- 2. Fundamentals of Multimedia Ze-Nian Li, Mark s.Drew, Pearson Eduction, ist Edition, 2003.
- 3. Digital Video Processing-A.Murat Tekalp, PHI,1996.
- 4. Video Processing and Communications-Yaowand, Jorn Ostermann, Ya-QinZhang, Pearson, 2002.

M. Tech – I Year – II Sem. Embedded Systems

NETWORK SECURITY AND CRYPTOGRAPHY (CORE ELECTIVE – IV)

UNIT –I:

Introduction: Attacks, Services and Mechanisms, Security attacks, Security services, A Model for Internetwork security.

Classical Techniques: Conventional Encryption model, Steganography, Classical Encryption Techniques.

Modern Techniques: Simplified DES, Block Cipher Principles, Data Encryption standard, Strength of DES, Differential and Linear Cryptanalysis, Block Cipher Design Principles and Modes of operations.

UNIT –II:

Algorithms: Triple DES, International Data Encryption algorithm, Blowfish, RC5, CAST-128, RC2, Characteristics of Advanced Symmetric block cifers.

Conventional Encryption: Placement of Encryption function, Traffic confidentiality, Key distribution, Random Number Generation.

Public Key Cryptography: Principles, RSA Algorithm, Key Management, Diffie-Hellman Key exchange, Elliptic Curve Cryptography.

UNIT –III:

Number Theory: Prime and Relatively prime numbers, Modular arithmetic, Fermat's and Euler's theorems, Testing for primality, Euclid's Algorithm, the Chinese remainder theorem, Discrete logarithms.

Message authentication and Hash Functions: Authentication requirements and functions, Message Authentication, Hash functions, Security of Hash functions and MACs.

UNIT –IV:

Hash and Mac Algorithms: MD File, Message digest Algorithm, Secure Hash Algorithm, RIPEMD-160, HMAC.

Digital signatures and Authentication Protocols: Digital signatures, Authentication Protocols, Digital signature standards.

Authentication Applications: Kerberos, X.509 directory Authentication service.

Electronic Mail Security: Pretty Good Privacy, S/MIME.

UNIT –V:

IP Security: Overview, Architecture, Authentication, Encapsulating Security Payload, Combining security Associations, Key Management.

Web Security: Web Security requirements, Secure sockets layer and Transport layer security, Secure Electronic Transaction.

Intruders, Viruses and Worms: Intruders, Viruses and Related threats.

Fire Walls: Fire wall Design Principles, Trusted systems.

TEXT BOOK:

Cryptography and Network Security: Principles and Practice - William Stallings, 2000, PE.

REFERENCE BOOK:

Principles of Network and Systems Administration, Mark Burgess, John Wiely JAYAMUKHI INSTITUE OF TECHNOLOGICAL SCIENCES (UGC-AUTONOMOUS)

M. Tech – I Year – II Sem. Embedded Systems

HARDWARE - SOFTWARE CO-DESIGN (CORE ELECTIVE –IV)

UNIT –I:

Co- Design Issues:

Co- Design Models, Architectures, Languages, A Generic Co-design Methodology.

Co- Synthesis Algorithms:

Hardware software synthesis algorithms: hardware – software partitioning distributed system co-synthesis.

UNIT –II:

Prototyping and Emulation:

Prototyping and emulation techniques, prototyping and emulation environments, future developments in emulation and prototyping architecture specialization techniques, system communication infrastructure

Target Architectures:

Architecture Specialization techniques, System Communication infrastructure, Target Architecture and Application System classes, Architecture for control dominated systems (8051-Architectures for High performance control), Architecture for Data dominated systems (ADSP21060, TMS320C60), Mixed Systems.

UNIT –III:

Compilation Techniques and Tools for Embedded Processor Architectures:

Modern embedded architectures, embedded software development needs, compilation technologies, practical consideration in a compiler development environment.

UNIT –IV:

Design Specification and Verification:

Design, co-design, the co-design computational model, concurrency coordinating concurrent computations, interfacing components, design verification, implementation verification, verification tools, interface verification

UNIT –V:

Languages for System – Level Specification and Design-I:

System - level specification, design representation for system level synthesis, system

level specification languages,

Languages for System – Level Specification and Design-II:

Heterogeneous specifications and multi language co-simulation, the cosyma system and lycos system.

TEXT BOOKS:

- 2. Hardware / Software Co- Design Principles and Practice Jorgen Staunstrup, Wayne Wolf 2009, Springer.
- 3. Hardware / Software Co- Design Giovanni De Micheli, Mariagiovanna Sami, 2002, Kluwer Academic Publishers

REFERENCE BOOKS:

1. A Practical Introduction to Hardware/Software Co-design -Patrick R. Schaumont - 2010 – Springer

JAYAMUKHI INSTITUE OF TECHNOLOGICAL SCIENCES (UGC-AUTONOMOUS)

M. Tech – I Year – II Sem. Embedded Systems

SCRIPTING LANGUAGES

(OPEN ELECTIVE -II)

UNIT -I:

Introduction to Scripts and Scripting:

Characteristics and uses of scripting languages, Introduction to PERL, Names and values, Variables and assignment, Scalar expressions, Control structures, Built-in functions, Collections of Data, Working with arrays, Lists and hashes, Simple input and output, Strings, Patterns and regular expressions, Subroutines, Scripts with arguments.

UNIT -II:

Advanced PERL:

Finer points of Looping, Subroutines, Using Pack and Unpack, Working with files, Navigating the file system, Type globs, Eval, References, Data structures, Packages, Libraries and modules, Objects, Objects and modules in action, Tied variables, Interfacing to the operating systems, Security issues.

UNIT -III:

TCL:

The TCL phenomena, Philosophy, Structure, Syntax, Parser, Variables and data in TCL, Control flow, Data structures, Simple input/output, Procedures, Working with Strings, Patterns, Files and Pipes, Example code.

UNIT -IV:

Advanced TCL:

The eval, source, exec and up-level commands, Libraries and packages, Namespaces, Trapping errors, Event-driven programs, Making applications 'Internet-aware', 'Nuts-and-bolts' internet programming, Security issues, running untrusted code, The C interface.

UNIT -V:

TK and JavaScript:

Visual tool kits, Fundamental concepts of TK, TK by example, Events and bindings, Geometry managers, PERL-TK.

JavaScript – Object models, Design Philosophy, Versions of JavaScript, The Java Script

core language, Basic concepts of Pythan.

Object Oriented Programming Concepts (Qualitative Concepts Only): Objects, Classes, Encapsulation, Data Hierarchy.

TEXT BOOKS:

- 1. The World of Scripting Languages- David Barron, Wiley Student Edition, 2010.
- 2. Practical Programming in Tcl and Tk Brent Welch, Ken Jones and Jeff Hobbs., Fourth edition.
- 3. Java the Complete Reference Herbert Schildt, 7th Edition, TMH.

REFERENCE BOOKS:

- 1. Tcl/Tk: A Developer's Guide- Clif Flynt, 2003, Morgan Kaufmann SerieS.
- 2. Tcl and the Tk Toolkit- John Ousterhout, 2nd Edition, 2009, Kindel Edition.
- 3. Tcl 8.5 Network Programming book- Wojciech Kocjan and Piotr Beltowski, Packt Publishing.
- 4. Tcl/Tk 8.5 Programming Cookbook- Bert Wheeler

JAYAMUKHI INSTITUE OF TECHNOLOGICAL SCIENCES (UGC-AUTONOMOUS)

M. Tech – I Year – II Sem. Embedded Systems

ADHOC AND WIRELESS SENSOR NETWORKS

(OPEN ELECTIVE - II)

UNIT-I:

Wireless LANS and PANS: Introduction, Fundamentals of WLANS, IEEE 802.11 Standard, HIPERLAN Standard, Bluetooth, Home RF.

Wireless Internet:

Wireless Internet, Mobile IP, TCP in Wireless Domain, WAP, Optimizing Web Over Wireless.

UNIT-II:

AD HOC Wireless Networks: Introduction, Issues in Ad Hoc Wireless Networks, AD Hoc Wireless Internet.

MAC Protocols for Ad Hoc Wireless Networks: Introduction, Issues in Designing a MAC protocol for Ad Hoc Wireless Networks, Design goals of a MAC Protocol for Ad Hoc Wireless Networks, Classifications of MAC Protocols, Contention - Based Protocols, Contention - Based Protocols with reservation Mechanisms, Contention – Based MAC Protocols with Scheduling Mechanisms, MAC Protocols that use Directional Antennas, Other MAC Protocols.

UNIT -III:

Routing Protocols: Introduction, Issues in Designing a Routing Protocol for Ad Hoc Wireless Networks, Classification of Routing Protocols, Table –Driven Routing Protocols, On – Demand Routing Protocols, Hybrid Routing Protocols, Routing Protocols with Efficient Flooding Mechanisms, Hierarchical Routing Protocols, Power – Aware Routing Protocols.

Transport Layer and Security Protocols: Introduction, Issues in Designing a Transport Layer Protocol for Ad Hoc Wireless Networks, Design Goals of a Transport Layer Protocol for Ad Hoc Wireless Networks, Classification of Transport Layer Solutions, TCP Over Ad Hoc Wireless Networks, Other Transport Layer Protocol for Ad Hoc Wireless Networks, Networks, Network Security Requirements, Issues and Challenges in Security Provisioning, Network Security Attacks, Key Management, Secure Routing in Ad Hoc Wireless Networks.

UNIT –IV:

Quality of Service: Introduction, Issues and Challenges in Providing QoS in Ad Hoc Wireless Networks, Classification of QoS Solutions, MAC Layer Solutions, Network Layer Solutions, QoS Frameworks for Ad Hoc Wireless Networks.

Energy Management: Introduction, Need for Energy Management in Ad Hoc Wireless Networks, Classification of Ad Hoc Wireless Networks, Battery Management Schemes, Transmission Power Management Schemes, System Power Management Schemes.

UNIT –V:

Wireless Sensor Networks: Introduction, Sensor Network Architecture, Data Dissemination, Data Gathering, MAC Protocols for Sensor Networks, Location Discovery, Quality of a Sensor Network, Evolving Standards, Other Issues.

TEXT BOOKS:

- 1. Ad Hoc Wireless Networks: Architectures and Protocols C. Siva Ram Murthy and B.S.Manoj, 2004, PHI.
- 2. Wireless Ad- hoc and Sensor Networks: Protocols, Performance and Control Jagannathan Sarangapani, CRC Press

- 1. Ad- Hoc Mobile Wireless Networks: Protocols & Systems, C.K. Toh ,1 ed. Pearson Education.
- 2. Wireless Sensor Networks C. S. Raghavendra, Krishna M. Sivalingam, 2004, Springer

M. Tech – I Year – II Sem. Embedded Systems

DEVICE MODELLING

(ELECTIVE -I)

UNIT -I:

Introduction to Semiconductor Physics:

Review of Quantum Mechanics, Boltzman transport equation, Continuity equation, Poisson equation.

Integrated Passive Devices:

Types and Structures of resistors and capacitors in monolithic technology, Dependence of model parameters on structures

UNIT -II:

Integrated Diodes:

Junction and Schottky diodes in monolithic technologies – Static and Dynamic behavior – Small and large signal models – SPICE models

Integrated Bipolar Transistor:

Types and structures in monolithic technologies – Basic model (Eber-Moll) – Gunmel -Poon model-dynamic model, Parasitic effects – SPICE model –Parameter extraction

UNIT -III:

Integrated MOS Transistor:

NMOS and PMOS transistor – Threshold voltage – Threshold voltage equations – MOS device equations – Basic DC equations second order effects – MOS models – small signal AC characteristics– MOS FET SPICE model level 1, 2, 3 and 4

UNIT -IV:

VLSI Fabrication Techniques: An overview of wafer fabrication, Wafer Processing – Oxidation – Patterning – Diffusion – Ion Implantation – Deposition – Silicon gate nMOS process – CMOS processes – n-well- p-well- twin tub- Silicon on insulator – CMOS process enhancements – Interconnects circuit elements

UNIT -V:

Modeling of Hetero Junction Devices: Band gap Engineering, Band gap Offset at abrupt Hetero Junction, Modified current continuity equations, Hetero Junction bipolar transistors (HBTs), SiGe

TEXT BOOKS:

- 1. Introduction to Semiconductor Materials and Devices Tyagi M. S, 2008, John Wiley Student Edition.
- 2. Solid State Circuits Ben G. Streetman, Prentice Hall, 1997

REFERENCE BOOKS:

- 1. Physics of Semiconductor Devices Sze S. M, 2nd Edition, Mcgraw Hill, New York, 1981.
- 2. Introduction to Device Modeling and Circuit Simulation Tor A. Fijedly, Wiley-Inter science, 1997.
- 3. Introduction to VLSI Systems: A Logic, Circuit and System Perspective Ming-BO Lin, CRC Press, 2011

JAYAMUKHI INSTITUE OF TECHNOLOGICAL SCIENCES (UGC-AUTONOMOUS)

M. Tech – I Year – II Sem. Embedded Systems

ADVANCED EMBEDDED SYSTEMS LABORATORY

Note:

- 1. The following programs are to be implemented on ARM based Processors/Equivalent.
- 2. Minimum of 10 programs from Part –I and 6 programs from Part -II are to be conducted.

PART- I:

The following Programs are to be implemented on ARM Processor

- 1. Simple Assembly Program for
- 2. Addition | Subtraction | Multiplication | Division
- 3. Operating Modes, System Calls and Interrupts
- 4. Loops, Branches
- 5. Write an Assembly programs to configure and control General Purpose Input/Output (GPIO) port pins.
- 6. Write an Assembly programs to read digital values from external peripherals and execute them with the Target board.
- 7. Program for reading and writing of a file
- 8. Program to demonstrate Time delay program using built in Timer / Counter feature on IDE environment
- 9. Program to demonstrates a simple interrupt handler and setting up a timer
- 10. Program demonstrates setting up interrupt handlers. Press button to generate an interrupt and trace the program flow with debug terminal.
- 11. Program to Interface 8 Bit LED and Switch Interface
- 12. Program to implement Buzzer Interface on IDE environment
- 13. Program to Displaying a message in a 2 line x 16 Characters LCD display and verify the result in debug terminal.
- 14. Program to demonstrate I2C Interface on IDE environment
- 15. Program to demonstrate I2C Interface Serial EEPROM
- 16. Demonstration of Serial communication. Transmission from Kit and reception from PC using Serial Port on IDE environment use debug terminal to trace the program.
- 17. Generation of PWM Signal
- 18. Program to demonstrate SD-MMC Card Interface.

PART-II:

Write the following programs to understand the use of RTOS with ARM Processor on IDE Environment using ARM Tool chain and Library:

- 1. Create an application that creates two tasks that wait on a timer whilst the main task loops.
- 2. Write an application that creates a task which is scheduled when a button is pressed, which illustrates the use of an event set between an ISR and a task
- 3. Write an application that Demonstrates the interruptible ISRs(Requires timer to have higher

priority than external interrupt button)

- 4. a).Write an application to Test message queues and memory blocks. b).Write an application to Test byte queues
- 5. Write an application that creates two tasks of the same priority and sets the time slice period to illustrate time slicing.

Interfacing Programs:

- 1. Write an application that creates a two task to Blinking two different LEDs at different timings
- 2. Write an application that creates a two task displaying two different messages in LCD display in two lines.
- 3. Sending messages to mailbox by one task and reading the message from mailbox by another task.
- 4. Sending message to PC through serial port by three different tasks on priority Basis.
- 5. Basic Audio Processing on IDE environment.